In this paper efficient digital filter design techniques categorized as sigma-delta modulation based short word length (SWL) and multibit (or contemporary) techniques are reviewed in terms of hardware complexity, area, performance and power tradeoffs, synthesis issues, and algorithm versatility. More recent, general purpose DSP applications including classical LMS algorithms reported using sigma-delta modulation encoding are reviewed thoroughly. A small number of basic arithmetic circuits designed using sigma-delta modulation encoding and synthesized by using FPGAs are also described. Finally, recent FPGA based areaperformance-power analysis of single-bit ternary FIR filtering is discussed and compared to its corresponding multi-bit system. This work shows that in most cases single-bit ternary FIR-like filters are able to outperform their equivalent multi-bit filters in terms of area, power, and performance.
Introduction
It is no surprise that many signal processing tasks can be accomplished by a microprocessor or a digital signal processor (commonly called DSP kits). Built-in multiplication modules are the core element of these devices. Furthermore, implementation of multiply and accumulate (MAC) circuits within signal processors can significantly improve the throughput of FIR and IIR digital filters structures (see Figures 1 and 2 ) that require a large number of multiply and accumulation operations per a sampling period.
An alternative solution is to use gate-level programmable devices such as field programmable gate arrays (FPGAs) to perform the digital filtering tasks. Concurrent (i.e., parallel) mode of operations of these devices is of great interest as it can improve the throughput of the digital signal processing circuits especially digital filtering modules. This higher throughput can be achieved at the cost of a higher chip area compared to the serial implementation of the circuits. Many of these FPGA devices include a number of builtin multipliers that take up a large amount of silicon area within the device. Further, the most recent FPGA devices include resources that easily support general purpose signal processing tasks even within mid-range commercial devices.
However, there is a direct tradeoff between chip area and throughput in these devices. Some obvious applications that require fast and efficient digital filters are decimation filters, audio filter banks, charge-coupled-device filters, and software defined radio, all of which require high throughput. To achieve fast and efficient implementations, many techniques have been proposed. The overarching theme of these techniques has been to reduce the complexity of the multiplication process in any possible way. One method of reducing the complexity of the multiplier is to reduce the word length in both the input and the filter coefficients. A preferred approach is to utilize the sigma-delta modulation to reduce the word length; this paper focuses on these methods. There are many techniques that use some form of sigmadelta modulation or the like to improve the efficiency of the digital filtering operations. Examples of such techniques were reported in [1] [2] [3] [4] [5] [6] [7] [8] [9] . In this paper we thoroughly examine the design and synthesis of such techniques including general purpose short word length (SWL) DSP techniques and its VLSI analysis in FPGA systems.
The remainder of this paper proceeds as follows. Fast FIR filters are discussed in Section 2, followed by short word length (SWL) design techniques in Section 3. In Section 4, the VLSI analysis of sigma-delta modulation based general purpose arithmetic modules and single-bit ternary FIR-like filtering is covered. In Section 5, we describe a multibit hardware-efficient FIR filter design techniques that can be employed for single-bit purposes as well. Finally, we summarize and conclude the paper.
Fast FIR Filters
Fast and efficient filters generally fall in two classes: sigmadelta modulation (ΣΔM) based and optimization techniques within a multibit format. A brief description of both these methods is given below.
FIR Filter Optimization
Techniques. This section describes input and coefficient encoding techniques that can be exploited to implement fast and efficient DSP algorithms in FPGAs. The techniques can be applied in either a single-bit or multibit environment [10, 11] . As outlined above, it is the performance of the multiplyaccumulate (MAC) stages that will have the greatest impact on the overall behaviour of digital filters. Thus, various filter design techniques have been proposed that specifically target the complexity of these stages. For example, distributed arithmetic is a common technique that has been used in FPGA designs for many years [12, 13] in which the multiplication stages are performed using look-up tables (LUTs), thereby reducing the overall size of the hardware. In [14] , Systolic Distributed Arithmetic was used to improve the area-performance-power tradeoffs of a FIR filter design implemented on a Xilinx Virtex-E device at various filter orders but with a fixed coefficient bit width (i.e.,L = 8). It was observed that the best tradeoffs between area-performance and power can be achieved at an address length of four.
Many other techniques have been proposed: Canonical Sign Digit (CSD) [15] , the Dempster Method [16] , Mirror Symmetric Filter Pairs [17] , two-stage parallelism [18] , and Redundant Binary Schemes [19] to name just a few. Methods specifically aimed at FPGA based FIR filter implementations include the fully pipelined and full-parallel transposed form [20] , Add-and-Shift method with advanced calculation [21] , and hardware efficient distributed arithmetic for higher orders [12, 13] . In [18] , a new design technique based on a linear phase prototype filter that exploits coefficient symmetry was shown to offer better performance at a hardware cost similar to that of linear phase filters. Further, [18] also described a transpose direct form with CSD multipliers that offers better area-performance tradeoffs when using classical methods.
Apart from the classical multiplier complexity reduction techniques, a new approach called Slice Reduction Graphs (SRG) [20] , which reduces area by minimizing the multiplier block logic depth and pipeline registers, has been shown to offer improved area-performance over the Reduced Adder Graph (RAG) and Distributed Arithmetic (DA) techniques. In [20] , simulations were carried out at coefficient bit widths in the range of 2-20 bits, while keeping the order of the filter constant (i.e., at 51). The order of the filter was then varied in the range 10-250 at fixed coefficient bit widths. The maximum average operating frequency achieved by the proposed technique was in the range of 175-180 MHz at the lowest filter order, further reducing towards 150-160 MHz as the filter order increased above 60.
The primary intent of the techniques mentioned above has been to improve the area-performance characteristics of parallel multibit binary filters operating at the Nyquist rate. However, it is obvious that the format of the coefficients and input data is one reason for the high complexity of the MAC stages. In [22] [23] [24] , the complexity of the filter coefficients has been addressed by employing a simple single-bit coefficient format. This technique can reduce the hardware complexity of multipliers to simple AND-OR logic or small look-up table (LUT) organizations. In the subsequent sections, we have discussed such techniques which utilize sigma-delta modulation to reduce the complexity of digital filter MAC section and improve the performance of those circuits.
Sigma-Delta Modulation Based Fast Filters.
Much work has been reported on the design and implementation of the sigma-delta modulation based FIR and IIR filters encompassing various forms. The work that was commenced by the authors in [22] and progressed by the ones in [8, 24] has been reported by many, such as in [1-4, 7, 25-28] . More recently sigma-delta modulation based bit-stream adder and multiplier modules have been described in [29, 30] .
In [4, 7, 25] , efficient FPGA implementations of narrowband FIR filters are achieved by simplifying the MAC operation using a lower precision input to the filter. This filtering operation requires that the input to the filter should be oversampled and requantized through the error feedback ΣΔM as shown in Figure 3 . In this case, a distributed arithmetic (DA) approach was used to design an error prediction FIR filter that has been placed in a negative feedback path (see Figure 3 ). This prediction filter has a flat pass band and a leading phase shift in the band of interest. The work also discusses the optimum prediction filter design based on statistics and a minimum-mean-squared error (MMSE) calculation. For a FIR filter input, only 3-4 bits in the requantizer output were processed as compared to the original 16-bit input bit-stream to the ΣΔM (i.e., requantizer).
Overall, an efficient implementation of a narrowband digital filter through a requantizing operation has shown a 50% reduction in logic resources as compared to a traditional FIR filter implementation using an FPGA. This filter shows a great promise for FIR filter implementation. Further reduction in complexity can be gained through harsher requantization to lower precision words.
In [8, 24] fast and efficient FIR filters are presented. The authors discussed two sigma-delta filtering approaches. In the first approach, FIR filter coefficients are encoded using first-order sigma-delta modulator. Hence, the input to the filter must be interpolated and zero-padded to R times the sampling frequency. An efficient two-step interpolation process was proposed that required firstly interpolating the original signal (x n ) by 4 times, at a sampling frequency of 4 f N resulting in x o f . This signal (x o f ) was then upsampled by R/4 times (R is the typical OSR) to give x n by appending zeros. The proposed structure is shown in Figure 4 . The decoder for this filter is used to reconstruct the original signal by resampling to the Nyquist rate and removing quantization noise by using a low pass filter and decimator.
The use of cascaded comb filters as reported in [31] was adopted to further simplify the decoder design whilst removing any alias introduced into the system from the FIR filter. Only two cascaded comb filters were used in this design (shown in Figure 5 ) because it was found that using more than two cascaded comb filters did not improve the tradeoff between signal-to-noise ratio of the coded output and the OSR.
In a second approach ( Figure 6 ), input data was encoded into single-bit format through sigma-delta modulator whereas the filter coefficients were kept in PCM format. The decoder for this structure was identical to the one shown in Figure 5 . Signal encoding with sigma-delta modulation worked as an ADC and single-bit coder so there is no longer a requirement for a conventional ADC. Further, no input interpolation is required in this setup as the signal passing through ΣΔM will be oversampled.
To perform the filtering operation, full precision filter coefficients were zero padded by R to match the oversampling ratio of the ΣΔM. Decoder circuits comprising cascaded comb and baseband filters were used to remove the quantization noise and aliases from the filtered output signal. However, the output signal was in a multibit format in all of these schemes.
In [8] the authors also propose a fully sigma-delta modulated FIR filter. In this instance, it was recognized that the filter performs well if both the input and filter coefficients are sigma-delta encoded in a single-bit format. A similar structure was utilized to that shown in Figure 4 except that the interpolator was replaced with a sigma-delta modulator. It was found using simulation that the design exhibits a flat input spectrum in the Nyquist frequency range and the latter approach ( Figure 6 ) performed well in comparison to the former ( Figure 5 ). This structure was found to further reduce the hardware complexity of the filter implementation.
A ternary format has an extra symbol for input and filter coefficients and has been found to offer better stop band attenuation and dynamic range flexibility compared to the binary format [8, 32] . While that work illustrates the potential benefits of ternary encoded filters, the final decoder leaves the output in a multibit format that again requires complex hardware to process. A slightly different fast and efficient FIR filter design using sigma-delta encoding is presented in [27] in which a Look-Ahead Decision Feedback (LADF) approach is used to encode the filter coefficients into a single-bit format. In that work, the proposed technique is compared with two other ΣΔM architectures: the multistage (MASH) and double loop (DSM2). It was found that the proposed architecture outperforms in comparison to double loop but has poor performance against the MASH architecture. Given the lower complexity implementation of the proposed architecture, the author argues that the method is appropriate for filter encoding. However, the quantizer stage with LADF architecture is more complex than the single-bit quantizer and its associated ΣΔM architecture.
The last group of fast and efficient filters designs uses a canonical signed digit (CSD) quantizer with signed powers of two ΣΔM output [26] . It is argued that the CSD quantizer provides many more quantization levels than a single-bit quantizer, which suits the linear modelling of the system design and can improve the system stability. Thus an output in CSD format obtained from the ΣΔM can be used as the FIR filter coefficients and the multiplication operation becomes simple shifts. Another promising scheme presented in [33] uses a slightly more complex architecture but is essentially the same technique.
FIR Filter Encoding Using Sigma-Delta Modulation
Regardless of the many optimizations that have been proposed, a large number of multiplication stages is still translated into a large area, delay, and power consumption. Onebit ΣΔ modulators are widely used in AD and DA conversion stages due to their inherent linearity and precision. However, it is less common for the entire digital processing path to operate on single-bit data. The more usual approach has been to decimate the signal data stream after conversion and for the remaining processing to be performed in a standard binary at the Nyquist rate and with a resolution mandated by dynamic range and noise considerations. Sigma-delta modulation (ΣΔM) encoding of the FIR filter coefficients has been shown to be an efficient way to reduce the complexity of the multiplier and improve its areaperformance tradeoffs [34] . The simple arithmetic of singlebit DSP systems results in efficient hardware implementations that map well to FPGA resources, which tend to comprise multiple flip-flops plus simple logic blocks and/or lookup tables. The advantages of single-bit systems were first identified by the authors of [22] and further developed in [23, 24] and [26] . Recently, general purpose short word length (SWL) DSP applications including classical LMS algorithms have been described in [10, 35] . In this section we introduce and describe the techniques that have been used to filter whilst maintaining a single-bit output. This section is further divided into two sections, that is, simulation based single-bit techniques and their VLSI analysis.
Single-Bit FIR Filter Design Techniques.
As the name suggests the single-bit filters produce a single-bit output. In the last decade various general purpose DSP applications are reported using single-bit sigma-delta modulation encoding including classical FIR filter in [10, [35] [36] [37] [38] . This single-bit approach was first reported for IIR and FIR filtering in [2, 3] .
In [3] , a single-bit FIR filtering technique is proposed with bit-stream input and fixed or floating point coefficients similar to the one reported in [8, 24] . However, the major contribution is the replacement of the decoder in [8] by a ΣΔM that has a low pass signal transfer function. The singlebit FIR filter as proposed in [3] is shown in Figure 7 .
Similarly, in the second approach presented in [24] , the input is assumed to be in a single-bit format, while full precision filter coefficients are generated at the Nyquist rate. This newly generated impulse response was interpolated by R times, where R is the oversampling ratio of the input signal, via zero-interleaving. The R aliases that were introduced due to zero-interleaving in [24] were removed by a decoder comprised of cascaded comb filters and a baseband filter. However, in [3] a ΣΔM was used instead of a decoder. This ΣΔM was used to remove the aliasing created by the zerointerleaving process and served to remodulate the multibit output signal from the FIR filter back into the single-bit domain.
The VLSI analysis of the proposed design was carried out and the single-bit design was found to be more efficient in terms of silicon resources than a PCM digital filter up to 80 taps. The structure still has the complexity of a full precision filter coefficients, which can also increase the word length of the FIR filter output.
The remodulator complexity is discussed by the same authors in [39] . Digital ΣΔM low pass frequency responses are typically not easy to find in the current literature. A fourth-order ΣΔM was used for this purpose with various powers of two multiplications that created more complex SDM structure than a standard one. Therefore, the low pass modulator structure presented in [39] is very complex for single-bit filters. The core idea of the IIR single-bit ΣΔM presented in [2, 40] is to multiply a one-bit oversampled input signal with a multibit fixed coefficient. The resulting multibit output must be applied to a sigma-delta modulator to get back the single-bit output. Initially the model was tested without the feed-forward integrator which resulted in a large noise gain due to its higher oversampling ratio transfer function. A modified version with an integrator inside the loop that resulted in noise reduction and kept the STF and NTF the same is shown in Figure 8 . In this model, the ΣΔM is assumed to be a single delay element; hence, the system is a basic firstorder recursive filter [2, 40] .
The stability of the system in Figure 8 was assumed to be determined by a rule of thumb with an assumption that second-order sigma-delta modulators will remain stable. But due to an extra integrator inside the loop, the overall NTF becomes equivalent to a third-order ΣΔM, making it more difficult to analyse the stability of the overall system [2] . Therefore, this system was not further studied by those authors.
However, a quasi-orthonormal state space IIR architecture was shown to have good filtering abilities with good stop band attenuation by the same authors in [41] . The downside of this structure is that it requires N ΣΔM blocks for an Nthorder IIR filter and the structure becomes very complex as the order number increases. The proliferation of ΣΔM blocks only adds to the quantization noise in the band of interest and makes any stability analysis very difficult [2] .
Recently, new DSP design techniques called short word length (SWL) have been reported in [10, 11, 38, 42] . Of these SWL techniques, the so-called single-bit ternary FIR filter was first proposed in [10] . This design comprises two parts: the ternary filter and the IIR remodulator, as shown in Figure 9 . A new method to generate the single-bit ternary filter was also proposed that starts with the selection of the target impulse response. This target impulse response must undergo an interpolation stage before the ternary sigmadelta modulated form of the filter can be generated. The generated ternary format of coefficients must have flat pass band frequency response in the frequency band of interest (i.e., 0 → f 0 ). The transfer function of the overall design was derived and the filter was simulated at a number of OSR values. It was found that the resulting single-bit filter produced an equivalent output to the target impulse response. Hence, it appears that single-bit ternary filters can take over from the bulky multibit systems that include complex multiplication. Using the same approach, a narrowband band pass ΣΔM was proposed in [11] (Figure 10 ). Again it comprises two parts: the ternary filter followed by the remodulation of the multibit into single-bit format. Unlike the low pass singlebit filter, these authors have proposed a remodulation by a simple band pass ΣΔM that has efficient architecture and less stability sensitivity compared to the IIR remodulator. Coefficients were encoded into a ternary format by passing the band-pass target impulse response through an 8th order ΣΔM with optimum coefficients. Through MATLAB simulation it was found that the overall frequency response of the proposed method was very similar to the original target impulse response.
The performance of the proposed method is also discussed in [43] . It was found that FFT and spline interpolation techniques offer superior stop band attenuation performance to other techniques. Following the same approach, singlebit resonators and BFSK demodulator designs have been reported in [37, 44] . However, this short word length approach was not verified through hardware synthesis nor was its area-performance-power compared with contemporary multibit techniques. Furthermore, that work does not extend to a rigorous stability analysis of the SWL filtering techniques. Further to this work, an LMS-like single-bit adaptive filtering structure for noise cancelling has been presented in [35, 42, 45] , in which all input, output, and filter coefficients are in a single-bit format. Overall, three short word length adaptive structures were proposed: namely, ternary, singlebit, and 2 bit. The overall weight vector equation was derived by using block LMS algorithm which has advantage of accommodating more data samples and better performance than a sample-by-sample LMS algorithm. Through MATLAB simulation it was found that short word length (SWL) adaptive filter (i.e., 2-bit format of coefficients) has a superior performance than the others, that is, single-bit and ternary, at the cost of prospect more chip area.
However, much work is still needed to explore the design using random inputs within a higher noise environment. In addition, it is still unclear what might be the optimum coefficient update rate or range of the convergence parameter (mu) or shape of the learning curves.
VLSI Analysis of ΣΔM Based Bit-Stream Circuits
Although much work has been reported on the design and analysis of single-bit systems, it appears that there has been little reported on rigorous hardware analysis of single-bit signal processing techniques using FPGAs. However, a small range of work has been reported on VLSI synthesis and analysis of bit-stream arithmetic modules and its variants that are further covered below. These arithmetic modules are building blocks of DSP algorithms but not a signal processing application itself. Furthermore, these modules have been an inherent part of the single-bit systems already proposed in [10, 35] . In [6, 46] efficient bit-stream (i.e., single-bit) arithmetic modules are presented for mobile communication in which general purpose modules including adder, multiplier, divider, and square root have been designed. A typical QPSK communication model has been demonstrated by using the proposed bit-stream arithmetic modules and a 40% reduction in logic gate count compared to conventional design has been reported.
Bit-stream arithmetic modules with bi-, tri-, and quad levels are described in [30, 32, 47, 48] . In these cases, hardware implementation of the arithmetic modules is done in Xilinx Virtex-5 using two's complement representation. The synthesis results demonstrated that there is a significant improvement in the signal-to-noise ratio and performance with ternary format than binary at the cost of a more complex structure [32] . Bit-stream (i.e., single-bit) ternary and multibit approaches have been compared in FPGAs by synthesizing a type I digital phase locked loop (DPLL) application using a direct digital synthesis approach [49] . The bit-stream ternary approach was found to be more resource efficient than its corresponding multibit system [32] .
In [47, 48] , an efficient implementation of bit-stream adders and multipliers modules has been reported in FPGAs. In [47] , a (4, 2) adder structure (i.e., 6-input (4 + 2)) was exploited that better suited the Altera and Xilinx 6-input LUT architectures than a conventional (2, 1) architecture. The proposed adder structure resulted in a 50% reduction in LUT count and a 20% higher clock frequency [47] . In [48] , the trilevel bit-stream was extended to quad level and compared to the sorter based approach [50] . The quad-level bit-stream adder and multiplier presented in [48] were encoded using 2 bit and the truncated third bit was fed back to the adder to suppress the truncation error. Through Xilinx FPGA synthesis, the proposed adder and multiplier have shown a significant improvement in area-performance compared to the sorter approach [50] . This quad-level adder approach resulted in about a 76% LUT reduction and a 93% higher clock rate, while the proposed bit-stream multiplier showed a 82% LUT reduction and 122% higher clock frequency [48] .
Regardless of the work reported on simple arithmetic modules, the drawback to all of these reported works is the limited range of their adder and multiplier modules (i.e., L = 4). Further, there has been no detailed comparison provided to its corresponding multibit system except for one example reported in [32] . From the general behaviour of multibit versus single-bit systems, it can be predicted that there may be a cross-over point between the two approaches, where one could be preferred over the other. This idea will be addressed later in the work.
Unlike [32, 47, 48] , in [30] an existing IIR low pass filter ΣΔM is utilized to generate the input bit-stream and the design has been analysed to characterise the selection of the ΣΔM design parameter (i.e., K, shown in Figure 11 ). The design was extended to tri-and quad level and compared with the bilevel ΣΔM. The noise performance was simulated for all three types of multipliers and it was found that trilevel design has a performance gain of 11.2 dB over the bilevel design, while the quad-level design has about a further 8.8 dB gain over the trilevel design [30] .
Hardware implementation of all three designs was performed using the Xilinx Virtex-5 FPGA and the areaperformance characteristics of the multiplier were noted. The synthesis results show a direct tradeoff between all the three designs and the two approaches for the IIR and FIR filter modules. These results indicate that the bilevel design is more resource efficient than either of the tri-and quad level and provides a higher performance at the cost of lower noise suppression and vice versa. However, this Figure 11 : First order digital sigma-delta modulator [30] .
assumes that the system was stable by considering the same approach described in [2] . This rule of thumb may lead to an inappropriate solution in real systems [2] .
A Case Study: FPGA Analysis of Single-Bit Ternary FIR-Like Filter
As discussed earlier much work has been reported on the design and analysis of single-bit ternary FIR-like filters including classical LMS-like filters that are classified in general short word length (SWL) DSP systems. These have tended to be performed using high-level tools such as MATLAB, with little work reported relating to their hardware implementation, particularly in Field Programmable Gate Arrays (FPGAs). Two primary areas of interest exist here. The first is the comparative behaviour of SWL and multibit systems exhibiting equal spectral performance in terms of their relative area, power, and throughput. The second is that it remains to be determined how chip area-performance varies with varying OSR and bit width of the hardware SWL system. In [51, 52] , a single-bit ternary FIR-like filter (SBTFF) has been designed and synthesized in Quartus-II and ModelSim using VHDL (see Figure 9) . The design and implementation of the overall SBTFF have been explored in small commercial FPGAs in order to compare its power-area-performance characteristics with approximately equivalent multibit FIR filters. Both filter types were designed and simulated in pipelined and nonpipelined modes. In this set of simulations, varying OSR (32-256) was used to identify the areaperformance-power analysis of two techniques.
Simulation results obtained through the set of experiments are given in Tables 1 and 2 . These results are reproduced here that were reported in [52] . In this work, it is shown conclusively that single-bit ternary FIR-like filters are able to consistently outperform their equivalent multibit counterparts in terms of area, power, and performance (i.e., maximum cut-off frequency in a given technology) except at the most extreme filter orders analysed in the work. Typically single-bit ternary FIR-like filter offered reasonable area savings at lower orders and higher performance in all cases in the range of 30%-40% in pipelined and nonpipelined modes.
The power analysis of two filters was performed in two steps using clock obtained from the area-performance results (shown in Tables 1 and 2 ) and at multibit oversampling clock 8 ISRN Electronics rate as proposed in the design of [52] . In both cases it was found that SBTFF dissipates lower power as compared to its counterpart multibit system. The work reported in [51, 52] provides an important analysis of the relationship between the oversampling rates, signal-to-noise ratio and chip area. It was also found that increasing OSR increases SNR at the cost of higher chip area.
In [53] , three encoding techniques called canonical signed digit (CSD), 2 s complement, and Redundant Binary Signed Digit (RBSD) were designed and investigated on the basis of area-performance in FPGA at varying OSR. Simulation results show that CSD encoding technique does not offer any significant improvement as compared to 2 s complement as in a multibit domain. In contrast, RBSD occupies double the chip area than other two techniques and has poor performance.
Summary
In this survey we have described the work reported on the development of fast and efficient filter designs especially by employing sigma-delta modulation as the encoding technique. Single-bit design techniques have been studied since the early 80s, having been first reported by [54] and further enhanced by [8, 24] and in [2, 40] . Recently, new single-bit signal processing techniques have been introduced. Known in general as the Short Word Length (SWL) approach, it is more suitable to hardware implementations, especially FPGAs.
Though significant work has been reported on single-bit design techniques, few analyses of the VLSI bit-stream circuits appear in the literature. The design, analysis, and FPGA synthesis of arithmetic modules (i.e., adder, multiplier, and divider) were first reported in [46] and further advanced by the authors in [30, 32, 47, 48] . By synthesizing to the Xilinx Virtex-5, a significant improvement in logic reduction was found by using tri-and quad level for the arithmetic modules.
In [51, 52] , the authors have synthesized single-bit ternary FIR-like filter (SBTFF) in small commercial FPGAs. This work shows conclusively that single-bit ternary FIRlike filters are able to consistently outperform their equivalent multibit counterparts in terms of area, power and performance (i.e., maximum cut-off frequency in a given technology) except at the most extreme filter orders analysed in the work. The work provides an important analysis of the relationship between the oversampling rates, signal-to-noise ratio and chip area.
